2 2 AUG 2005



udition entranguage de la constantique de la constantique de la constantique de la constantique de la constant

THIE BUTTED STRABBOT BUTTER OF THE STREET

TO VITAO MATORIANTE BEHZINIE ZHAME COMES

UNITED STATES DEPARTMENT OF COMMERCE

United States Patent and Trademark Office

July 25, 2005

THIS IS TO CERTIFY THAT ANNEXED HERETO IS A TRUE COPY FROM THE RECORDS OF THE UNITED STATES PATENT AND TRADEMARK OFFICE OF THOSE PAPERS OF THE BELOW IDENTIFIED PATENT APPLICATION THAT MET THE REQUIREMENTS TO BE GRANTED A FILING DATE UNDER 35 USC 111.

APPLICATION NUMBER: 60/558,105

FILING DATE: April 01, 2004

By Authority of the

Under Secretary of Commerce for Intellectual Property and Director of the United States Patent and Trademark Office

P. R. GRANT

Certifying Officer

Prease type a plus sign (**) inside this pox -
Approved for use through 10/31/2002. OMB 0551-0032

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a

PROVISIONAL APPLICATION FOR PATENT COVER SHEET

This is a request for filing a PROVISIONAL APPLICATION

			TOTOTAL			FOR	PATEN	T und	er 37 CFR 1.53(c).	
 			!	NVENTOR(3)					
Given Na	ame (first and midd	Family Name or Surname			Residence					
Assaf			SHAPPIR			(City and either State or Foreign Country) Modein, ISRAEL				
Ilan			BLOOM			Haifa, ISRAEL				
Boaz			EITAN			Ra'anana, ISRAEL				
					,					
			J							
Additional inventors are being named on the ^ separately numbered sheets attached hereto										
TITLE OF THE INVENTION (280 characters max)										
CONSTANT ERASE CURRENT .										
Direct all correspondence to: CORRESPONDENCE ADDRESS										
Customer Number			7130			٠	Plane	Cueto	Customer Number	
AB						Bar Cod			Label here	
Type describe Number flete										
Firm or Individual Name Eitan, Pearl, Latzer & Cohen Zedek, LLP.										
Address 10 Rockefeller Plaza										
Address Suite 1001										
City				State New York				ZIP	10020	
Country USA Telep								Fax	212-632-3489	
ENCLOSED APPLICATION PARTS (check all that apply)										
☑ Specification Number of Pages 8 ☐ CD(s), Number										
☑ Drawing(s) Number of Sheets 1										
Application Data Sheet, See 37 CFR 1.76 Other (specify)										
			(opcomy)				stcard			
METHOD OF PAYMENT OF FILING FEES FOR THIS PROVISIONAL APPLICATION FOR PATENT (check one) Applicant claims small entity status. See 37 CFR 1.27										
A check or money order is enclosed to cover the filing fees FILING FEE										
The Commissioner is hereby authorized to show 511.										
or credit any overpayment to Deposit Account Number: Dayment by credit card. Form PTO-2038 is attached. 05-0649 160.00										
The state of the s										
The invention was made by an agency of the United States Government or under a contract with an agency of the										
No.										
Yes, the name of the U.S. Government agency and the Government contract number are:										
Respectfully	submitted,			Date	0-	1 / Apr	/ 200	a		
		/.	1						<u> </u>	
REGISTRATION NO.										
(if appropriate) 52,388									,388	
ELEPHONE										
E ONLY FOR THE WAR A										

USE ONLY FOR FILING A PROVISIONAL APPLICATION FOR PATENT

This collection of information is required by 37 CFR 1.51. The information is used by the public to file (and by the PTO to process) a complete, including gathering, preparing, and submitting the complete provisional application to the PTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Provisional Application, Commissioner for Patents, P.O. Box

BEST AVAILABLE COPY

Inventors: Assaf Shappir

Ilan Bloom

Boaz Eitan

11 March 2004

BEST AVAILABLE COPY


.


Constant II ase Curent

a to the total tot



Constant Erase Current Patent





subsides with time. Hence, during the second half of the pulse a current Furthermore, the efficiency of the constant voltage erase pulse also flows from the cell, yet erasure is very weak.

together with an inherent inefficiency of the constant voltage erase pulse. The final outcome is a large current consumption during cell erasure,

AVAILABLE COPY


These two drawbacks translate into a reduced erase rate in the NROM simultaneously is limited and the duration of the erase pulse must be memory product both the number of cells which can be erased long lenough to compensate for its inefficiency.






Constant Erase Current Patent






Erasure with lower voltages the applied voltages determine the erase current, hence by the reduction the current subsides. The resultant penalty is the reduction of the erase speed (lower voltages \rightarrow longer erase pulses). Hole injection into the NROM ONO stack mainly above the n+ junctions to quickly the NROM cell. Reducing the amount of trapped electrons above this region, by mustibe performed: current reduction, followed by efficient erasure (reduction of reduce the erase current the erase current is generated at the n+ junctions of hole injection, reduces this current. The downside is that a two step algorithm erastire followed by a single sided NROM cell erasure. The final outcome is a cell threshold voltage). One way of achieving this is by two sided NROM cell slower erase speed, due to the necessity of two stages.



Saifun Confidential




together, with the resultant shift of the erased population (32K bits - right). Two current measurement during 3ms long erase pulses are shown (left)

The higher the erase pulse voltages (6V vs. 5.2V in the figures) the higher the erase current and the larger the threshold voltage shift (erasure).

In both case the erase current subsides by ~8× during the pulse.

Saifun Confidential

March 2004



The above graph shows the reduction of the erase current together with the reduction of the highest threshold voltage in the array population as a function of time during the 3ms erase pulse. **^**

downward shift subside. I.e., erasure becomes inefficient during the course of the erase pulse current continues flowing (~0.4mA in this example), yet It can be seen the both the current and the rate of threshold voltage the threshold voltage downward shift is very slow. A

Saifun Confidential

array source lines are floated after grounding and the array drain lines are ramped to Applied erase voltages, will be ramped from a low value to the desired voltage level the ramping can be limited to a subgroup of the erase voltages, for example: the array gates are fully biased to the desired level/s, the array well is grounded, the the desired level. 4


The array current consumption will be continuously monitored and the voltage ramp rate adjusted, by a feedback loop, in order to prevent the current from exceeding a pre-specified limit. Efficient current consumption will be achieved regardless of the data confent and the bit count.

Alternatively, the ramp rate can be set to a predefined level without monitoring the array current consumption the strong peak in the erase current can be thus prevented, but the current level will not be constant (see next slide).

Ramp may be analog (continuous) or digital (stepping).

Erase voltage ramping example

Square vs. Trapezoid pulse



- In this example the erase current and the induced threshold voltage reduction of two pulse shapes is compared: square drain pulse vs. trapezoid drain pulse (all other terminals were set to fixed voltages).
- It can be seen that while erasure is comparable (right figure) the erase current peak was reduced by ~5x. The erase current is not constant in this case, due to the lack of a current monitoring based voltage feedback loop.


🔷 " Pagë

Saifun Confidential

Example

Gate stepping erase algorithm with current sensing

- The airray gates will be set to the desired negative level and the drain voltage ramped (alternatively the array gates may be ramped, both drain and gate, etc.).
- reached and maintained a short period of time (X μs). Hence The erase pulse is completed when either the designated period is reached (t_e) or the designated drain voltage is the actual pulse duration will be $\leq t_e$.
- Following the erase verify operation, the gate voltage will be incremented.
- An extra pulse is applied after the erase verify level is reached.



BEST AVAILABLE COPY

Document made available under the Patent Cooperation Treaty (PCT)

International application number: PCT/IL05/000367

International filing date:

03 April 2005 (03.04.2005)

Document type:

Certified copy of priority document

Document details:

Country/Office: US

Number:

60/558,105

Filing date:

01 April 2004 (01.04.2004)

Date of receipt at the International Bureau: 30 August 2005 (30.08.2005)

Remark: Priority document submitted or transmitted to the International Bureau in

compliance with Rule 17.1(a) or (b)

